

Agilent 16962A 2 GHz State, 2/4/8 GHz Timing Logic Analyzer Module

Data Sheet



Features:

- State analysis up to 2 GHz and dual state analysis up to 2.5 Gb/s addresses all DDR speeds
- Up to 125 ps (8 GHz) timing analysis captures up to 400 M of system activity at high resolution
- 68-channel cards combined in up to 5-card sets provide 340 channels on a single time base and trigger
- Selectable memory depths up to 100 M enables you to purchase the memory depth you need now and upgrade later as your needs evolve



The Agilent 16962A logic analyzer module delivers the performance required for the latest high-speed standards and devices like DDR3 and A/D converters. In addition to covering emerging standards, the 16962A provides conventional state and timing measurements on singleended or differential signals at rates up to 2 GHz. The 100 M samples of memory ensure you capture enough system activity to troubleshoot complex systems.

Optimized for comprehensive DDR memory analysis


The 16962A logic analysis module with 2.0 GT/s state speed and 2 GHz trigger sequencer speed provides full capability to reliably trigger and capture all DDR activity, including DDR3 2133. When used with a full suite of DDR probing solutions (Interposer, BGA, SODIMM, mid-bus) and compliance/performance analysis software, you obtain full test capability for system integration in the memory industry.

Automate measurement setup and quickly gain diagnostic clues

Quickly get up and running by automating your measurement setup process. In addition, the logic analyzer's sampling position and threshold voltage settings are automatically determined so that data on high-speed buses is captured with the highest accuracy.


Identify problem signals over hundreds of channels simultaneously

As timing and voltage margins continue to shrink, confidence in signal integrity becomes an increasingly vital requirement in the design validation process. Eye scan lets you acquire signal integrity information on all the buses in your design, under a wide variety of operating conditions, in a matter of minutes. Identify problem signals quickly for further investigation with an oscilloscope. Results can be viewed for each individual signal or as a composite of multiple signals or buses.



Maximize the amount of time captured at high-speed resolution

In timing mode you typically have to sacrifice sampling resolution to acquire more system activity. If your system has bursts of activity followed by times with little activity, you can use transitional timing along with the logic analyzer's deep memory to capture seconds to minutes of activity at 125 ps (8 GHz) sampling resolution. You also have the flexibility to increase the amount of time captured by excluding certain buses or signals from being stored like clock or strobe signals that add little useful information to the measurement.



16962A Key Specifications and Characteristics

Agilent model number	16962A		
Channels per card (unused clock and clock ready bits can be used as data bits)	68 channels State: 64 data + 2 clock + 2 clock ready Timing: 68 data channels		
Maximum channels on single time base and trigger	340 channels		
Number of mainframe slots per card	1		
Number of independent analyzers per module set	1		
Timing modes — Conventional and transitional	Quarter channel mode	Half channel mode	Full channel mode
Maximum sample rate	125 ps (8 GHz)	250 ps (4 GHz)	500 ps (2 GHz)
Maximum memory depth Option 100 Option 064 Option 032 Option 016 Option 004 (included standard) Channels per multi-card module 1-card module 2-card module 3-card module 4-card module 5-card module Minimum data pulse width	(4x memory option) 400 M 256 M 128 M 64 M 16 M 17 34 51 68 85 400 ps	(2x memory option) 200 M 128 M 64 M 32 M 8 M 34 68 102 136 170 400 ps	100 M 64 M 32 M 16 M 4 M 68 136 204 272 340 1 sample period +
Time interval accuracy	± (1 sample period + 400 ps + 0.01% of time interval reading)		
Pod usage	1 pod from each pod pair, user selectable	1 pod from each pod pair, user selectable	All pods
Channel usage	Even bits of selected pods	All channels of selected pods	All channels
Probe connection	E5386A adapter recommended between probe and logic analyzer cable for selected pods	Direct to logic analyzer cable for selected pods	Direct to logic analyzer cable

^{*} In transitional timing mode, the number of transitions stored will be between half of the maximum memory depth and up to the maximum memory depth depending on the rate at which the signals transition.

16962A Key Specifications and Characteristics (continued)

Agilent model number	16962A
State modes	
Maximum state speed ¹	2 GHz (single edge, 2 GHz clock)
Maximum dual sample state rate	2.5 Gb/s
Minimum state speed	40 MHz (single edge) 20 MHz (both edge)
Maximum state data rate *,1	2 Gb/s (DDR, 1 GHz clock)
Channels per multi-card module 1-card module 2-card module 3-card module 4-card module 5-card module	State 64 data + 2 clocks + 2 clock ready 132 data + 2 clocks + 2 clock ready 200 data + 2 clocks + 2 clock ready 268 data + 2 clocks + 2 clock ready 336 data + 2 clocks + 2 clock ready
Maximum memory depth	330 data + 2 clocks + 2 clock ready
Option 100 Option 064 Option 032 Option 016 Option 004 (included standard)	100 M 64 M 32 M 16 M 4 M
Minimum time between active clock edges	500 ps
Maximum time between active clock edges	25 ns
Minimum state clock pulse width ² Single edge Multiple edge	250 ps 500 ps
Number of clocks	2 (on odd pods), 1 can be selected
Number of clock ready inputs	2 (on even pods), 1 can be selected
Time tag resolution	25 ps
Clock qualifier setup time	300 ps
Clock qualifier hold time	0 ps
Maximum time count between stored states	83.4 days
Automated threshold/sample position, Simultaneous eye diagrams, all channels	Yes
Data valid window tWidth tSetup tHold tSample adjustment resolution tSample accuracy, manual adjustment vHeight	200 ps typical .5tWidth .5tWidth 5 ps ± 150 ps 200 mV Sampling Position tWidth vHeight Data Eye vThreshold tSetup tHold Threshold Clock Channel

tems marked with an asterisk (*) are specifications. All others are characteristics. "Typical" represents the average or median value of the parameter based on measurements from a significant number of units.

^{1.} Requires continuous, periodic clock.

^{2.} Tested with input signal Vih = 1.125 V, Vil = 0.875 V, threshold = 1.0 V, tr/tf = $180 \text{ ps} \pm 30 \text{ ps}$ (10%, 90%).

16962A Key Specifications and Characteristics (continued)

Agilent model number	16962A	
Maximum memory depth ¹		
	State	Timing (full/half/quarter ch)
Option 100 Option 064 Option 032 Option 016 Option 004 (included standard)	100 M 64 M 32 M 16 M 4 M	100 M/200 M/400 M 64 M/128 M/256 M 32 M/64 M/128 M 16 M/32 M/64 M 4 M/8 M/16 M
Memory depth upgrade after purchase	Available via E5887A	
Trigger characteristics		
Maximum trigger sequencer speed	2 GHz (500 ps)	
Trigger resources – create a trigger from any 8 of the listed resources (7 in transitional timing)	16 pattern detectors evalua 8 range detectors 4 to 8 burst detectors 4 edge detectors in timing, 4 flags 1 timer in timing or transiti 1 arm in	
Trigger resource combinations	Arbitrary Boolean combina	tions
Trigger actions	Goto Trigger and fill memory Trigger and Goto Trigger, send e-mail, and fi	II memory
Store qualification actions (available in state mode)	Store sample Don't store sample Turn on default storage Turn off default storage Store sample and turn on c Don't store sample and tur	•
Timer actions	Start from reset Stop and reset Pause Resume	
Flag actions	Set Clear Pulse set Pulse clear	
Maximum trigger sequence levels	4	
Trigger sequence level branching	Arbitrary 4-way if/then/els	se
Trigger position	Start, center, end, or user-defined	
Maximum pattern width	128 bit – single label 340 bit – AND of multiple l	abels across multi-card set
Other		
Supported signal types	Single-ended and differenti	ial
Probe compatibility	90-pin cable connector	
Voltage threshold	-3 V to 5 V in 10 mv increments	
Threshold accuracy	± (30 mV + 1% of setting)	
Threshold setting granularity	By channel	
Trigger sequence level branching Trigger position Maximum pattern width Other Supported signal types Probe compatibility Voltage threshold Threshold accuracy	Arbitrary 4-way if/then/els Start, center, end, or user-or 128 bit — single label 340 bit — AND of multiple label Single-ended and differenti 90-pin cable connector —3 V to 5 V in 10 mv incrent ± (30 mV + 1% of setting)	defined abels across multi-card set ial

^{1.} Store qualification consumes 1 sample per store qualified block.

16962A Key Specifications and Characteristics (continued)

16962A

Logic analyzer mainframe compatibility

16901A 2-slot modular logic analysis system 16902B 6-slot modular logic analysis system (Requires software revision 3.83 or greater)

Power requirements

All necessary power is supplied by the backplane connector of the logic analyzer mainframe.

Environmental characteristics

Indoor use only

Operating environment	
Temperature	0 °C to 40 °C (+32 °F to 104 °F). Reliability is enhanced when operating within the range +20 °C to +35 °C (+68 °F to +95 °F)
Humidity	0 to 80% relative humidity at 40 °C (+104 °F). Reliability is enhanced when operating within the range 20% to 80% non-condensing
Altitude	0 to 3,000 m (10,000 ft)
Vibration	Random vibration 5 to 500 Hz, 10 minutes per axis, approximately 0.2 g rms
Non-operating environment	
Temperature	-40 to $+75$ °C (-40 to $+167$ °F). Protect the instrument from temperature extremes which cause condensation on the instrument.
Humidity	0 to 90% at 65 °C (149 °F)
Altitude	0 to 15,300 m (50,000 ft)
Vibration (in shipping carton)	Random vibration 5 to 500 Hz, 10 minutes per axis, approximately 2.41 g rms; and swept sine resonant search, 5 to 500 Hz, 0.50 g (0-peak), 5 minute resonant dwell at 4 resonances per axis.

Ordering Information

16962A 2/4/8 GHz timing, 2 GHz state logic analyzer

Base configuration: 4 M acquisition memory included standard

Option 016 – increase acquisition memory to 16 M Option 032 – increase acquisition memory to 32 M Option 064 – increase acquisition memory to 64 M Option 100 – increase acquisition memory to 100 M

E5887A after-purchase, memory upgrade for 16962A logic analyzer modules

Upgrade your 16962A logic analyzer module by "turning on" additional memory depth when you need more. Purchase the capability you need now, then upgrade as your needs evolve.

Option 016 – increase acquisition memory to 16 M Option 032 – increase acquisition memory to 32 M Option 064 – increase acquisition memory to 64 M Option 100 – increase acquisition memory to 100 M

Agilent DDR memory probes and analysis software

The following DDR probing and DDR decoder/analysis products are available from Agilent. To ensure a complete solution that is compatible with your specific DDR application and measurement needs, please contact Agilent or Agilent's third party vendors. For DDR3 2133, contact Agilent for configuration considerations.

Product	Description
DDR2 BGA probes	
W2631B W2632A W2633B W2634A	DDR2 x16 BGA command and data probe for logic analyzer and oscilloscope — kit of 4 probes DDR2 x16 BGA data probe for logic analyzer and oscilloscope — kit of 4 probes DDR2 x8 BGA command and data probe for logic analyzer and oscilloscope — kit of 4 probes DDR2 x8 BGA data probe for logic analyzer and oscilloscope — kit of 4 probes
ZIF probes (used to d	connect W2630A/B Series DD2 BGA probes to 90-pin logic analyzer cables)
E5384A E5826A E5827A	46-ch single-ended ZIF probe for x8/x16 DRAM BGA probe connection to 90-pin logic analyzer cable 46-ch single-ended ZIF probe for x16 DRAM data only BGA probe connection to 90-pin logic analyzer cable 46-ch single-ended ZIF probe for 2 x8 DRAMs data only BGA probe connection to 90-pin logic analyzer cable
DDR3 BGA probes	
W3631A-001 W3631A-002 W3631A-004 W3633A-001 W3633A-002 W3633A-004	Quantity of 1 – DDR3 x16 BGA command and data probe for logic analyzers and oscilloscopes Quantity of 2 – DDR3 x16 BGA command and data probe for logic analyzers and oscilloscopes Quantity of 4 – DDR3 x16 BGA command and data probe for logic analyzers and oscilloscopes Quantity of 1 – DDR3 x4/x8 BGA command and data probe for logic analyzers and oscilloscopes Quantity of 2 – DDR3 x4/x8 BGA command and data probe for logic analyzers and oscilloscopes Quantity of 4 – DDR3 x4/x8 BGA command and data probe for logic analyzers and oscilloscopes
ZIF probes (used to d	connect W3630A Series DD3 BGA probes to 90-pin logic analyzer cables)
E5845A E5847A	46-ch SE ZIF probe for DDR3 x16 DRAM BGA probe connection to 90-pin logic analyzer cable 46-ch SE ZIF probe for DDR3 x4/x8 DRAM BGA probe connection to 90-pin logic analyzer cable
DDR2/3 and LPDDR	/LPDDR2 analysis software
B4621B B4622B B4623B	DDR2/3/4 bus decoder DDR2/3/4 and LPDDR/LPDDR2 protocol compliance and analysis tool LPDDR/2/3 bus decoder

Ordering Information (continued)

Third party DDR memory probes and analysis software

The following DDR components are available from Agilent's third party partners:

- · For DDR1 DIMM Interposers contact FuturePlus Systems at http://www.futureplus.com/agilent
- For DDR2 DIMM or SODIMM Interposers contact FuturePlus Systems at http://www.futureplus.com/agilent
- For DDR3 DIMM or SODIMM Interposers contact either FuturePlus Systems at http://www.futureplus.com/agilent or Nexus Technologies at http://www.nexustesttechnology.com

General purpose logic analyzer probes

Probes are ordered separately. Please specify probes when ordering to ensure the correct connection between your logic analyzer and device under test.

The following probes are compatible with the 90-pin cable of the 16962A logic analyzer module.

Probe type	Model number	Channels	Maximum data rate	Supported signal types
Soft touch connectorless	E5406A (Pro series)	34 (32 data, 2 clock)	> 2.5 Gb/s	Single-ended data, differential or single-ended clock
probes	E5402A (Low profile)	34 (32 data, 2 clock)	> 2.5 Gb/s	Single-ended data, differential or single-ended clock
	E5390A (Classic)	34 (32 data, 2 clock)	> 2.5 Gb/s	Single-ended data, differential or single-ended clock
	E5398A (Half-size)	17 (16 data, 1 clock)	> 2.5 Gb/s	Single-ended data, differential or single-ended clock
	E5405A (Pro series)	17 (16 data, 1 clock)	> 2.5 Gb/s	Differential or single-ended data, differential or single-ended clock
	E5387A (Classic)	17 (16 data, 1 clock)	> 2.5 Gb/s	Differential or single-ended data, differential or single-ended clock
Samtec connector	E5378A	34 (32 data, 2 clock)	1.5 Gb/s	Single-ended data, Differential or single-ended clock
probes	E5379A	17 (16 data, 1 clock)	1.5 Gb/s	Differential or single-ended data, Differential or single-ended clock
Mictor connector probe	E5380A	34 (32 data, 2 clock)	600 Mb/s	Single-ended data, Differential or single-ended clock
General purpose flying lead	E5382A	17 (16 data, 1 clock)	1.5 Gb/s	Single-ended data, Differential or single-ended clock
probes	E5381A	17 (16 data, 1 clock)	1.5 Gb/s	Differential or single-ended data, Differential or single-ended clock

Ordering Information (continued)

E5386A adapter and 16962A module quantity requirements

When operating in 8 GHz quarter channel timing mode, the E5386A adapter enables easy signal connection and reduces the number of probes and connectors used in quarter channel timing mode. The adapter maps the appropriate logic analyzer channels to all pins of the probe to which it is connected.



Use the E5386A adapter when operating the 16962A in quarter channel timing modes

Probe models	Number of channels	Quantity of E5386A	Quantity of 16962A
E5379A, E5387A, E5398A, E5405A	17	1	1
E5378A, E5380A, E5390A, E5402A, E5406A	34	2	2
E5384A, E5826A, E5827A, E5845A, E5847A	46	3	3

Related Agilent Literature

Publication title	Pub number
Agilent 16900 Series Logic Analysis System Mainframes - Data Sheet	5989-0421EN
W2630A Series DDR2 BGA Probes for Logic Analyzers and Oscilloscopes - Data Sheet	5989-5964EN
W3630A Series DDR3 BGA Probe for Logic Analyzers and Oscilloscopes - Data Sheet	5990-3179EN
B4621B for DDR2, DDR3, or DDR4 Debug and Validation - Data Sheet	5991-0802EN
B4622B DDR2/3 Protocol Compliance and Analysis Tool - Data Sheet	5991-1063EN
B4623B Bus Decoder for LPDDR, LPDDR2, or LPDDR3 Debug and Validation - Data Sheet	5991-1064EN

www.agilent.com



Agilent Email Updates

www.agilent.com/find/emailupdates Get the latest information on the products and applications you select.



www.lxistandard.org

LAN eXtensions for Instruments puts the power of Ethernet and the Web inside your test systems. Agilent is a founding member of the LXI consortium.

Agilent Channel Partners

www.agilent.com/find/channelpartners Get the best of both worlds: Agilent's measurement expertise and product breadth, combined with channel partner convenience.



Agilent Advantage Services is committed to your success throughout your equipment's lifetime. To keep you competitive, we continually invest in tools and processes that speed up calibration and repair and reduce your cost of ownership. You can also use Infoline Web Services to manage equipment and services more effectively. By sharing our measurement and service expertise, we help you create the products that change our world.

www.agilent.com/find/advantageservices



For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

www.agilent.com/find/contactus

Americas

Canada	(877) 894 4414
Brazil	(11) 4197 3600
Mexico	01800 5064 800
United States	(800) 829 4444

Asia Pacific

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Other AP Countries	(65) 375 8100

Europe & Middle East

Belgium	32 (0) 2 404 93 40
Denmark	45 45 80 12 15
Finland	358 (0) 10 855 2100
France	0825 010 700*
	*0.125 €/minute
Germany	49 (0) 7031 464 6333
Ireland	1890 924 204
Israel	972-3-9288-504/544
Italy	39 02 92 60 8484
Netherlands	31 (0) 20 547 2111
Spain	34 (91) 631 3300
Sweden	0200-88 22 55
United Kingdom	44 (0) 118 927 6201

For other unlisted countries:

www.agilent.com/find/contactus

Revised: January 6, 2012

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2012 Published in USA, August 27, 2012 5990-3680EN

